docs(arch): Add ARCHITECTURE.md and CLAUDE.md, init repo

Browse Source

Bring the Blanton Tera Term TTL test suite under version control and
document how the pieces fit together.

- ARCHITECTURE.md: A/B/C script roles, host-to-DUT-to-FPGA data path,
  config/settings/profile data models, PCIe AER + EDAC topology table,
  10 key constraints, and 6 development phases derived from the
  Status_20260814 spreadsheet's On-Going items
- CLAUDE.md: stack, smoke-test commands, conventions, and the hardware
  footguns (per-unit BDF, VSPI vs VI2C timing, repeated START,
  STORE_USER_ALL, ARB_LOST false positives)
- secret/: gitignored credential store with README + .example template,
  so the DUT login stops living in 1_Blanton_Script_A.ttl
- .gitignore: secret/*, For_AI/, *.log, publish/, *.DSN

Co-Authored-By: Claude Opus 5 (1M context) <noreply@anthropic.com>
Claude-Session: https://claude.ai/code/session_014RetWKFZFG1ZHcitQAyhwM

...

This commit is contained in:

etwen

2026-08-17 08:52:11 +08:00

co-authored by Claude Opus 5

commit 24c704c667

60 changed files with 8637 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

docs/Blantons_FPGA_Registers.md

+3564

File diff suppressed because it is too large Load Diff

docs/Blantons_FPGA_Registers_Map_draft.xlsx

BIN

Binary file not shown.

docs/Blantons_FPGA_Registers_draft.docx

BIN

Binary file not shown.

docs/Blantons_PCIe_AER_and_DDR_EDAC_checks.pdf

BIN

Binary file not shown.

docs/TTL_Script_Blanton_Status_20260814.xlsx

BIN

Binary file not shown.